



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Re the Application of: SASAKI, Tsutomu et al.

Serial No.: 09/745,303

Filed: December 26, 2000

For: DATA REPRODUCTION DEVICE

Group Art Unit: 2188

Examiner: Kevin L. ELLIS

P.T.O. Confirmation No.: 2061

RECEIVED

AUG 28 2003

Technology Center 2100

REQUEST FOR RECONSIDERATION

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

August 27, 2003

Sir:

In response to the Office Action dated **June 3, 2003**, Applicants respectfully request reconsideration of the prior art rejection discussed below:


The Examiner has maintained from the previous Office Action of January 28, 2003 the 35 USC §103(a) rejection of claims 1-4 as unpatentable over Robinson et al. in view of Kawasaki et al.

Applicants respectfully traverse this rejection.

As noted in Applicants' response of April 22, 2003, Robinson et al. discloses a flash memory card with a power control register that is used to place certain flash memories in a power down mode.

Column 2, lines 6-12 disclose:

One type of prior flash EPROM used in a prior flash memory card has a standby mode that disables most of the flash EPROM circuitry and reduces device power consumption. The prior flash



#12  
JR  
11-7-03

EPROM also has an active mode. The active mode requires increased power consumption. The active mode is used when the flash EPROM is being written to, read from, or erased.

The Examiner has admitted that **Robinson et al.** does not disclose the buffer memory that data is read into and that when the amount of data stored in the memory falls below a threshold the memory card is then operated in the active mode, as recited in claim 1 of the instant application.

**Kawasaki et al.** discloses a disk control apparatus comprising a disk controller for controlling a circuit which controls read operation for reading data from a disk and a CPU for controlling the circuit and the disk controller. The disk controller comprises a buffer memory for storing data for being transferred between a host and the disk controller and a notification section for notifying the CPU that a first state in which an all buffer region of the buffer memory is stored with data to be transferred to the host transmits to a second state in which a predetermined space occurs in the buffer region of the buffer memory as a result of transferring data to the host. The CPU comprises a main control section for stopping power supply to the circuit during the first state and for supplying power to the circuit in response to a notification from the notification section.

**Kawasaki et al.** teaches only one powered state, which occurs only when a predetermined space occurs in the buffer region by transferring data to the host. The other state in which the buffer is completely full of data to be transferred to the host, consumes no power.

This is in contrast to the present invention, in which there are two power on states, where one is a high (active) mode for reading data from the memory card to the buffer at a high bit rate,

and the other is a low (standby) mode in which the memory card waits for a next memory access while the buffer outputs data at a low rate.

Neither of the prior art references teaches, mentions or suggests the relationship between the current consumption and the respective data transfer rates of the card and the buffer, as recited in claim 1 of the instant application.

The Examiner has now cited **Robinson et al.** for teaching two power-on levels. Even if, arguendo, this is true, **Kawasaki et al.** teaches away from this in disclosing only a single power on mode. Furthermore, there is no disclosure in **Kawasaki et al.** of two different data rates for the reading out of the data stored in the memory card and the reading out of data from the buffer, as recited in claim 1 of the instant application.

Thus, the 35 USC §103(a) rejection should be reconsidered and withdrawn.

A Notice of Allowance is solicited.

If, for any reason, it is felt that this application is not now in condition for allowance, the Examiner is requested to contact Applicants undersigned attorney at the telephone number indicated below to arrange for an interview to expedite the disposition of this case.

In the event that this paper is not timely filed, Applicants respectfully petition for an appropriate extension of time. Please charge any fees for such an extension of time and any other fees which may be due with respect to this paper, to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN & HATTORI, LLP



William L. Brooks  
Attorney for Applicant  
Reg. No. 34,129

WLB/xl  
Atty. Docket No. 001715  
Suite 1000  
1725 K Street, N.W.  
Washington, D.C. 20006  
(202) 659-2930

\*23850\*

23850

PATENT TRADEMARK OFFICE